mirror/libcpuid
1
0
Fork 0
mirror of https://github.com/anrieff/libcpuid synced 2024-11-30 23:05:48 +00:00
Code Issues Releases Wiki Activity
libcpuid/tests/arm/armv7a/cortex-a7-qemu.txt

172 lines
4.5 KiB
Text
Raw Normal View History

Add initial support for ARM CPUs running in AArch32 mode Related to #96 Kernel modules to access AArch32 registers will be added in a separate commit.
2024-07-07 14:47:59 +00:00
_________________ Logical CPU #0 _________________
arm_midr=00000000410fc075
arm_mpidr=0000000180000000
arm_revidr=00000002410fc075
arm_id_afr0=00000000
arm_id_dfr0=02000505
arm_id_dfr1=00000000
arm_id_isar0=02101110
arm_id_isar1=13112111
arm_id_isar2=21232041
arm_id_isar3=11112131
arm_id_isar4=10011142
arm_id_isar5=00000000
arm_id_isar6=00000000
arm_id_mmfr0=10101105
arm_id_mmfr1=40000000
arm_id_mmfr2=01240000
arm_id_mmfr3=02102211
arm_id_mmfr4=00000000
arm_id_mmfr5=00000000
arm_id_pfr0=00001131
arm_id_pfr1=00010001
arm_id_pfr2=00000000
arm_id_aa64afr0=0000000000000000
arm_id_aa64afr1=0000000000000000
arm_id_aa64dfr0=0000000000000000
arm_id_aa64dfr1=0000000000000000
arm_id_aa64isar0=0000000000000000
arm_id_aa64isar1=0000000000000000
arm_id_aa64isar2=0000000000000000
arm_id_aa64mmfr0=0000000000000000
arm_id_aa64mmfr1=0000000000000000
arm_id_aa64mmfr2=0000000000000000
arm_id_aa64mmfr3=0000000000000000
arm_id_aa64mmfr4=0000000000000000
arm_id_aa64pfr0=0000000000000000
arm_id_aa64pfr1=0000000000000000
arm_id_aa64pfr2=0000000000000000
arm_id_aa64smfr0=0000000000000000
arm_id_aa64zfr0=0000000000000000
_________________ Logical CPU #1 _________________
arm_midr=00000000410fc075
Improve ARM core ID identification and add cpuid_get_raw_data_core()
2024-07-07 15:48:41 +00:00
arm_mpidr=0000000180000001
Add initial support for ARM CPUs running in AArch32 mode Related to #96 Kernel modules to access AArch32 registers will be added in a separate commit.
2024-07-07 14:47:59 +00:00
arm_revidr=00000002410fc075
arm_id_afr0=00000000
arm_id_dfr0=02000505
arm_id_dfr1=00000000
arm_id_isar0=02101110
arm_id_isar1=13112111
arm_id_isar2=21232041
arm_id_isar3=11112131
arm_id_isar4=10011142
arm_id_isar5=00000000
arm_id_isar6=00000000
arm_id_mmfr0=10101105
arm_id_mmfr1=40000000
arm_id_mmfr2=01240000
arm_id_mmfr3=02102211
arm_id_mmfr4=00000000
arm_id_mmfr5=00000000
arm_id_pfr0=00001131
arm_id_pfr1=00010001
arm_id_pfr2=00000000
arm_id_aa64afr0=0000000000000000
arm_id_aa64afr1=0000000000000000
arm_id_aa64dfr0=0000000000000000
arm_id_aa64dfr1=0000000000000000
arm_id_aa64isar0=0000000000000000
arm_id_aa64isar1=0000000000000000
arm_id_aa64isar2=0000000000000000
arm_id_aa64mmfr0=0000000000000000
arm_id_aa64mmfr1=0000000000000000
arm_id_aa64mmfr2=0000000000000000
arm_id_aa64mmfr3=0000000000000000
arm_id_aa64mmfr4=0000000000000000
arm_id_aa64pfr0=0000000000000000
arm_id_aa64pfr1=0000000000000000
arm_id_aa64pfr2=0000000000000000
arm_id_aa64smfr0=0000000000000000
arm_id_aa64zfr0=0000000000000000
_________________ Logical CPU #2 _________________
arm_midr=00000000410fc075
Improve ARM core ID identification and add cpuid_get_raw_data_core()
2024-07-07 15:48:41 +00:00
arm_mpidr=0000000180000002
Add initial support for ARM CPUs running in AArch32 mode Related to #96 Kernel modules to access AArch32 registers will be added in a separate commit.
2024-07-07 14:47:59 +00:00
arm_revidr=00000002410fc075
arm_id_afr0=00000000
arm_id_dfr0=02000505
arm_id_dfr1=00000000
arm_id_isar0=02101110
arm_id_isar1=13112111
arm_id_isar2=21232041
arm_id_isar3=11112131
arm_id_isar4=10011142
arm_id_isar5=00000000
arm_id_isar6=00000000
arm_id_mmfr0=10101105
arm_id_mmfr1=40000000
arm_id_mmfr2=01240000
arm_id_mmfr3=02102211
arm_id_mmfr4=00000000
arm_id_mmfr5=00000000
arm_id_pfr0=00001131
arm_id_pfr1=00010001
arm_id_pfr2=00000000
arm_id_aa64afr0=0000000000000000
arm_id_aa64afr1=0000000000000000
arm_id_aa64dfr0=0000000000000000
arm_id_aa64dfr1=0000000000000000
arm_id_aa64isar0=0000000000000000
arm_id_aa64isar1=0000000000000000
arm_id_aa64isar2=0000000000000000
arm_id_aa64mmfr0=0000000000000000
arm_id_aa64mmfr1=0000000000000000
arm_id_aa64mmfr2=0000000000000000
arm_id_aa64mmfr3=0000000000000000
arm_id_aa64mmfr4=0000000000000000
arm_id_aa64pfr0=0000000000000000
arm_id_aa64pfr1=0000000000000000
arm_id_aa64pfr2=0000000000000000
arm_id_aa64smfr0=0000000000000000
arm_id_aa64zfr0=0000000000000000
_________________ Logical CPU #3 _________________
arm_midr=00000000410fc075
Improve ARM core ID identification and add cpuid_get_raw_data_core()
2024-07-07 15:48:41 +00:00
arm_mpidr=0000000180000003
Add initial support for ARM CPUs running in AArch32 mode Related to #96 Kernel modules to access AArch32 registers will be added in a separate commit.
2024-07-07 14:47:59 +00:00
arm_revidr=00000002410fc075
arm_id_afr0=00000000
arm_id_dfr0=02000505
arm_id_dfr1=00000000
arm_id_isar0=02101110
arm_id_isar1=13112111
arm_id_isar2=21232041
arm_id_isar3=11112131
arm_id_isar4=10011142
arm_id_isar5=00000000
arm_id_isar6=00000000
arm_id_mmfr0=10101105
arm_id_mmfr1=40000000
arm_id_mmfr2=01240000
arm_id_mmfr3=02102211
arm_id_mmfr4=00000000
arm_id_mmfr5=00000000
arm_id_pfr0=00001131
arm_id_pfr1=00010001
arm_id_pfr2=00000000
arm_id_aa64afr0=0000000000000000
arm_id_aa64afr1=0000000000000000
arm_id_aa64dfr0=0000000000000000
arm_id_aa64dfr1=0000000000000000
arm_id_aa64isar0=0000000000000000
arm_id_aa64isar1=0000000000000000
arm_id_aa64isar2=0000000000000000
arm_id_aa64mmfr0=0000000000000000
arm_id_aa64mmfr1=0000000000000000
arm_id_aa64mmfr2=0000000000000000
arm_id_aa64mmfr3=0000000000000000
arm_id_aa64mmfr4=0000000000000000
arm_id_aa64pfr0=0000000000000000
arm_id_aa64pfr1=0000000000000000
arm_id_aa64pfr2=0000000000000000
arm_id_aa64smfr0=0000000000000000
arm_id_aa64zfr0=0000000000000000
--------------------------------------------------------------------------------
ARM
general
65
0
3079
5
Improve ARM core ID identification and add cpuid_get_raw_data_core()
2024-07-07 15:48:41 +00:00
4
Add initial support for ARM CPUs running in AArch32 mode Related to #96 Kernel modules to access AArch32 registers will be added in a separate commit.
2024-07-07 14:47:59 +00:00
4
Kingfisher
advmultu advmults jazelle thumb2 debugv7p1 thumbee divide lpae
Reference in a new issue Copy permalink