mirror/libcpuid
1
0
Fork 0
mirror of https://github.com/anrieff/libcpuid synced 2025-10-03 11:01:30 +00:00
Code Issues Releases Wiki Activity

DB: add Cezanne

Browse source 
Tests extracted from InstLatx64/InstLatx64@002ce3c923
This commit is contained in:
Xorg 2021-01-31 15:23:32 +01:00
commit 08b4b6e41b
No known key found for this signature in database
GPG key ID: 1E55EE2EFF18BC1A
3 changed files with 216 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

4
libcpuid/recog_amd.c
View file

@ -298,6 +298,10 @@ const struct match_entry_t cpudb_amd[] = {
{ 15, -1, -1, 25, 33, -1, -1, -1, NC, RYZEN_|_7 , 0, "Ryzen 7 (Vermeer)" },
{ 15, -1, -1, 25, 33, -1, -1, -1, NC, RYZEN_|_5 , 0, "Ryzen 5 (Vermeer)" },
{ 15, -1, -1, 25, 33, -1, -1, -1, NC, RYZEN_|_3 , 0, "Ryzen 3 (Vermeer)" },
{ 15, -1, -1, 25, 80, -1, -1, -1, NC, RYZEN_|_9 , 0, "Ryzen 9 (Cezanne)" },
{ 15, -1, -1, 25, 80, -1, -1, -1, NC, RYZEN_|_7 , 0, "Ryzen 7 (Cezanne)" },
{ 15, -1, -1, 25, 80, -1, -1, -1, NC, RYZEN_|_5 , 0, "Ryzen 5 (Cezanne)" },
{ 15, -1, -1, 25, 80, -1, -1, -1, NC, RYZEN_|_3 , 0, "Ryzen 3 (Cezanne)" },
/* F M S EF EM #cores L2$ L3$ BC ModelBits ModelCode Name */
{ 15, -1, -1, 24, 0, -1, -1, -1, NC, C86_|_7 , 0, "C86 7 (Dhyana)" },