mirror/libcpuid
1
0
Fork 0
mirror of https://github.com/anrieff/libcpuid synced 2024-11-10 22:59:13 +00:00
Code Issues Releases Wiki Activity

DB: fix entry for Intel Sandy Bridge-E (Core i7)

Browse source
This commit is contained in:
The Tumultuous Unicorn Of Darkness 2023-05-08 22:21:55 +02:00
parent b5946bac07
commit 3dd6974b52
No known key found for this signature in database
GPG key ID: 1E55EE2EFF18BC1A
2 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
libcpuid/recog_intel.c
View file

@ -289,7 +289,7 @@ const struct match_entry_t cpudb_intel[] = {
{ 6, 10, -1, -1, 42, 2, -1, -1, NC, PENTIUM_ , 0, "Sandy Bridge (Pentium)" },
{ 6, 10, -1, -1, 42, 1, -1, -1, NC, CELERON_ , 0, "Sandy Bridge (Celeron)" },
{ 6, 10, -1, -1, 42, 2, -1, -1, NC, CELERON_ , 0, "Sandy Bridge (Celeron)" },
{ 6, 13, -1, -1, 45, -1, -1, -1, NC, CORE_|_I_|_3 , 0, "Sandy Bridge-E" },
{ 6, 13, -1, -1, 45, -1, -1, -1, NC, CORE_|_I_|_7 , 0, "Sandy Bridge-E (Core i7)" },
{ 6, 13, -1, -1, 45, -1, -1, -1, NC, XEON_ , 0, "Sandy Bridge-E (Xeon)" },
/* Ivy Bridge CPUs (3rd gen, 22nm): */

2
tests/intel/x86-64/sandy-bridge/sandy-bridge-e-core-i7.test
View file

@ -101,5 +101,5 @@ general
-1
-1
128 (non-authoritative)
Sandy Bridge-E
Sandy Bridge-E (Core i7)
fpu vme de pse tsc msr pae mce cx8 apic mtrr sep pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe pni pclmul dts64 monitor ds_cpl vmx est tm2 ssse3 cx16 xtpr pdcm dca sse4_1 sse4_2 popcnt aes xsave osxsave avx rdtscp lm lahf_lm constant_tsc x2apic