1
0
Fork 0
mirror of https://github.com/anrieff/libcpuid synced 2025-10-03 11:01:30 +00:00

Add a test with L4 cache (courtesy of @phprus).

The test is a snapshot of a Haswell i7 (a.k.a. "Crystalwell") core.
This is the only test in the test DB right now which has lines for
L4 cache size, associativity and cacheline size different than "-1".

Also update create_test.py to accommodate for the new fields.
This commit is contained in:
Veselin Georgiev 2016-07-07 00:53:03 +03:00
commit 87f3052a7b
2 changed files with 103 additions and 2 deletions

View file

@ -31,8 +31,9 @@ def readResultFile():
continue
numeric = ["family", "model", "stepping", "ext_family", "ext_model",
"num_cores", "num_logical", "L1 D cache", "L1 I cache",
"L2 cache", "L3 cache", "L1D assoc.", "L2 assoc.",
"L3 assoc.", "L1D line sz", "L2 line sz", "L3 line sz"]
"L2 cache", "L3 cache", "L4 cache", "L1D assoc.",
"L2 assoc.", "L3 assoc.", "L4 assoc.", "L1D line sz",
"L2 line sz", "L3 line sz", "L4 line sz"]
field = s[:s.find(":")].strip()
if field in numeric:
value = s[s.find(":")+1:].strip()