Veselin Georgiev 166445dbd0 Added Celeron Wolfdale (45nm-based 1MB cache C2D CPU) ... git-svn-id: https://svn.code.sf.net/p/libcpuid/code/HEAD/libcpuid@92 3b4be424-7ac5-41d7-8526-f4ddcb85d872		2011-01-13 13:34:13 +00:00
..
add_test.py	Fixed recognition of Core i7. It was required to obtain the extended CPU topology information from CPUID leaf 0xb, so 4 more ints are added to cpu_raw_data_t. This, in turn, breaks binary compatibility with version 0.1.0, so version is increased to 0.1.1 as well. The new CPUID serialization is backward- and forward-compatible with version 0.1.0, provided that the CPU doesn't have leaf 0xb. In some sense it might be viewed incompatible as well. Also added the guilty test case to the test stash	2009-07-06 18:33:56 +00:00
extract_test.py	Reorganization of CPU databases, added correct recognition of most Core-based Xeons, fixed a few other misrecognitions	2008-12-12 18:56:29 +00:00
Makefile.am	Added the unit tests to the tarball distribution	2009-01-13 18:33:28 +00:00
run_tests.py	Fixed many bugreports. Correct recognition for some Core2 Xeons, some ConroeLs, Sempron Codenames, some A64 and A64X2 codenames.	2008-12-08 16:52:01 +00:00
tests_stash.txt	Added Celeron Wolfdale (45nm-based 1MB cache C2D CPU)	2011-01-13 13:34:13 +00:00