1
0
Fork 0
mirror of https://github.com/anrieff/libcpuid synced 2024-12-16 16:35:45 +00:00
libcpuid/tests/intel
Veselin Georgiev 45d04a9e4a Fix P-III Celeron misdetected as plain P-III (misreport id #8)
Reported via http://libcpuid.sourceforge.net/bugreport.php
The test in particular has no brand string, which was causing the
misdetection (as is the case with a lot of other models, libcpuid
relies on accurate brand string being programmed by the BIOS in
order to do the detection).

The actual CPU was a Pentium-III based Celeron (SL54Q), but it
was detected as "Pentium III (Coppermine)".

A bit of historical trivia: for the related Tualatin models, if
the BIOS doesn't enter a brand string, there might be NO WAY to
tell a regular P-3 and a P-3 Celeron apart: P-3s have variants
with 256KiB and 512KiB L2 cache, while the Celerons are 256 KiB, so
a 256KiB regular P3 is no different than its corresponding Celeron.
Only the FSB is different, but there's no way to detect this via
CPUID.

For the Coppermines its an easier case: Celerons are always 128KiB,
and Pentia are 256KiB, so I've added this distinction in the tables.
2018-05-02 11:05:25 +03:00
..
atom Fixed issue #54: Intel Atom N450 not recognised properly 2016-08-24 15:06:40 +03:00
broadwell Fixed issue #76: Skylake Core i5 badly recognized 2016-10-25 05:16:44 +03:00
core2 Update all tests: add fields for L4 cache size, assoc. and line size. 2016-07-07 00:44:45 +03:00
haswell Add a test with L4 cache (courtesy of @phprus). 2016-07-07 00:53:03 +03:00
ivy Fixed issue #81: Misdiagnosis microarchitecture for i3-3220T 2017-02-10 03:48:00 +02:00
lakes Fix issue #104: Intel Coffee Lake and Kaby Lake 2018-02-04 13:37:36 +02:00
nehalem Update all tests: add fields for L4 cache size, assoc. and line size. 2016-07-07 00:44:45 +03:00
netburst Update all tests: add fields for L4 cache size, assoc. and line size. 2016-07-07 00:44:45 +03:00
p2 Fix P-III Celeron misdetected as plain P-III (misreport id #8) 2018-05-02 11:05:25 +03:00
qemu virtual machine test 2018-04-21 01:00:30 +00:00
sandy Update all tests: add fields for L4 cache size, assoc. and line size. 2016-07-07 00:44:45 +03:00
skylake Fixed issue #103: Intel Xeon Scalable not recognised "code name". 2018-01-28 02:06:37 +02:00