mirror/libcpuid
1
0
Fork 0
mirror of https://github.com/anrieff/libcpuid synced 2024-12-26 16:55:45 +00:00
Code Issues Releases Wiki Activity
libcpuid/tests/intel/haswell
History
Veselin Georgiev 87f3052a7b Add a test with L4 cache (courtesy of @phprus). 
The test is a snapshot of a Haswell i7 (a.k.a. "Crystalwell") core.
This is the only test in the test DB right now which has lines for
L4 cache size, associativity and cacheline size different than "-1".

Also update create_test.py to accommodate for the new fields.
2016-07-07 00:53:03 +03:00
..
crystalwell-i7.test Add a test with L4 cache (courtesy of @phprus). 2016-07-07 00:53:03 +03:00
haswell-i3.test Update all tests: add fields for L4 cache size, assoc. and line size. 2016-07-07 00:44:45 +03:00
haswell-i5.test Update all tests: add fields for L4 cache size, assoc. and line size. 2016-07-07 00:44:45 +03:00
haswell-i7.test Update all tests: add fields for L4 cache size, assoc. and line size. 2016-07-07 00:44:45 +03:00