mirror of
https://github.com/zeldaret/oot.git
synced 2024-11-11 03:39:59 +00:00
7334ffa373
* Format all handwritten asm and document some * Use c preprocessor for constants * Fix * Fix PI_STATUS_ERROR, some label improvements * Avoid hi/lo for constants * Some more comments * Properly mark functions as functions and their sizes * Fix merge * Improvements * Review suggestions, rework procedure start/end macros to be more like libreultra * Move IPL3 symbol definitions into ipl3.s * Fix undefined_syms, add include and language guards to asm.h and fix the comment in gbi.h * Consistent hex capitalization, add some MIPS builtin defines to CC_CHECK to behave properly * Add -no-pad-sections assembler option and clean up alignment in gu files and bzero * Further suggestions and improvements * Matrix conversion function clarifications * Fix passing AVOID_UB to gcc * Suggestions * Suggestions, global interrupt mask improvements * Further suggestions, interrupt mask comments * Comments fixes, rdb.h * Switch from # comments to // comments, remove unnecesary .set gp=64 directives * Further review suggestions * Missed one
52 lines
1.2 KiB
ArmAsm
52 lines
1.2 KiB
ArmAsm
#include "ultra64/asm.h"
|
|
#include "ultra64/r4300.h"
|
|
|
|
.set noat
|
|
.set noreorder
|
|
|
|
.section .text
|
|
|
|
.balign 16
|
|
|
|
LEAF(osInvalICache)
|
|
// If the amount to invalidate is less than or equal to 0, return immediately
|
|
blez $a1, 2f
|
|
nop
|
|
// If the amount to invalidate is as large as or larger than
|
|
// the instruction cache size, invalidate all
|
|
li $t3, ICACHE_SIZE
|
|
sltu $at, $a1, $t3
|
|
beqz $at, 3f
|
|
nop
|
|
// ensure end address doesn't wrap around and end up smaller
|
|
// than the start address
|
|
move $t0, $a0
|
|
addu $t1, $a0, $a1
|
|
sltu $at, $t0, $t1
|
|
beqz $at, 2f
|
|
nop
|
|
// Mask and subtract to align to cache line
|
|
andi $t2, $t0, ICACHE_LINEMASK
|
|
addiu $t1, $t1, -ICACHE_LINESIZE
|
|
subu $t0, $t0, $t2
|
|
1:
|
|
cache (CACH_PI | C_HINV), ($t0)
|
|
sltu $at, $t0, $t1
|
|
bnez $at, 1b
|
|
addiu $t0, $t0, ICACHE_LINESIZE
|
|
2:
|
|
jr $ra
|
|
nop
|
|
|
|
3:
|
|
li $t0, K0BASE
|
|
addu $t1, $t0, $t3
|
|
addiu $t1, $t1, -ICACHE_LINESIZE
|
|
4:
|
|
cache (CACH_PI | C_IINV), ($t0)
|
|
sltu $at, $t0, $t1
|
|
bnez $at, 4b
|
|
addiu $t0, ICACHE_LINESIZE
|
|
jr $ra
|
|
nop
|
|
END(osInvalICache)
|