1
0
Fork 0
mirror of https://github.com/anrieff/libcpuid synced 2025-10-03 11:01:30 +00:00

Update match_entry_t to remove internal codes and bits

Remove brand_code, model_bits and model_code fields, add a new brand sub-struct.

There fields were complicated to manage, adding complex functions to make it work.
amd_bits_t and intel_bits_t enums were truncated, I had to replace them with #define in 2e01aa0303.

Some of these #define were conflicting with other C headers (ctype.h on OpenBSD, corecrt_wctype.h on Windows), that is why I wanted to get rid of it.

I updated some CPU codenames meanwhile for more consistency.

Fix #212.
This commit is contained in:
The Tumultuous Unicorn Of Darkness 2025-04-26 19:46:37 +02:00
commit dc06877f4f
No known key found for this signature in database
GPG key ID: 1E55EE2EFF18BC1A
144 changed files with 1018 additions and 2070 deletions

View file

@ -1206,7 +1206,7 @@ performance
1
0
128 (non-authoritative)
Arrow Lake-S (Core Ultra 5)
Core Ultra 5 (Arrow Lake-S)
fpu vme de pse tsc msr pae mce cx8 apic mtrr sep pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe pni pclmul dts64 monitor ds_cpl vmx smx est tm2 ssse3 cx16 xtpr pdcm sse4_1 sse4_2 xd movbe popcnt aes xsave osxsave avx rdtscp lm lahf_lm abm constant_tsc fma3 f16c rdrand x2apic avx2 bmi1 bmi2 sha_ni rdseed adx
--------------------------------------------------------------------------------
x86
@ -1240,5 +1240,5 @@ efficiency
1
0
128 (non-authoritative)
Arrow Lake-S (Core Ultra 5)
Core Ultra 5 (Arrow Lake-S)
fpu vme de pse tsc msr pae mce cx8 apic mtrr sep pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe pni pclmul dts64 monitor ds_cpl vmx smx est tm2 ssse3 cx16 xtpr pdcm sse4_1 sse4_2 xd movbe popcnt aes xsave osxsave avx rdtscp lm lahf_lm abm constant_tsc fma3 f16c rdrand x2apic avx2 bmi1 bmi2 sha_ni rdseed adx

View file

@ -1730,7 +1730,7 @@ performance
1
0
128 (non-authoritative)
Arrow Lake-S (Core Ultra 7)
Core Ultra 7 (Arrow Lake-S)
fpu vme de pse tsc msr pae mce cx8 apic mtrr sep pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe pni pclmul dts64 monitor ds_cpl vmx smx est tm2 ssse3 cx16 xtpr pdcm sse4_1 sse4_2 xd movbe popcnt aes xsave osxsave avx rdtscp lm lahf_lm abm constant_tsc fma3 f16c rdrand x2apic avx2 bmi1 bmi2 sha_ni rdseed adx
--------------------------------------------------------------------------------
x86
@ -1764,5 +1764,5 @@ efficiency
1
0
128 (non-authoritative)
Arrow Lake-S (Core Ultra 7)
Core Ultra 7 (Arrow Lake-S)
fpu vme de pse tsc msr pae mce cx8 apic mtrr sep pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe pni pclmul dts64 monitor ds_cpl vmx smx est tm2 ssse3 cx16 xtpr pdcm sse4_1 sse4_2 xd movbe popcnt aes xsave osxsave avx rdtscp lm lahf_lm abm constant_tsc fma3 f16c rdrand x2apic avx2 bmi1 bmi2 sha_ni rdseed adx

View file

@ -714,7 +714,7 @@ performance
1
0
128 (non-authoritative)
Lunar Lake-V (Core Ultra 9)
Core Ultra 9 (Lunar Lake-V)
fpu vme de pse tsc msr pae mce cx8 apic mtrr sep pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe pni pclmul dts64 monitor ds_cpl vmx smx est tm2 ssse3 cx16 xtpr pdcm sse4_1 sse4_2 xd movbe popcnt aes xsave osxsave avx rdtscp lm lahf_lm abm constant_tsc fma3 f16c rdrand x2apic avx2 bmi1 bmi2 sha_ni rdseed adx
--------------------------------------------------------------------------------
x86
@ -748,5 +748,5 @@ low-power efficiency
0
0
128 (non-authoritative)
Lunar Lake-V (Core Ultra 9)
Core Ultra 9 (Lunar Lake-V)
fpu vme de pse tsc msr pae mce cx8 apic mtrr sep pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe pni pclmul dts64 monitor ds_cpl vmx smx est tm2 ssse3 cx16 xtpr pdcm sse4_1 sse4_2 xd movbe popcnt aes xsave osxsave avx rdtscp lm lahf_lm abm constant_tsc fma3 f16c rdrand x2apic avx2 bmi1 bmi2 sha_ni rdseed adx