mirror/libcpuid
1
0
Fork 0
mirror of https://github.com/anrieff/libcpuid synced 2025-10-03 11:01:30 +00:00
Code Issues Releases Wiki Activity

Update match_entry_t to remove internal codes and bits

Browse source 
Remove brand_code, model_bits and model_code fields, add a new brand sub-struct.

There fields were complicated to manage, adding complex functions to make it work.
amd_bits_t and intel_bits_t enums were truncated, I had to replace them with #define in 2e01aa0303.

Some of these #define were conflicting with other C headers (ctype.h on OpenBSD, corecrt_wctype.h on Windows), that is why I wanted to get rid of it.

I updated some CPU codenames meanwhile for more consistency.

Fix #212.
This commit is contained in:
The Tumultuous Unicorn Of Darkness 2025-04-26 19:46:37 +02:00
commit dc06877f4f
No known key found for this signature in database
GPG key ID: 1E55EE2EFF18BC1A
144 changed files with 1018 additions and 2070 deletions
Download patch file Download diff file Expand all files Collapse all files

2
tests/intel/x86-atom/tremont/elkhart-lake-celeron.test
View file

@ -242,5 +242,5 @@ general
1
0
128 (non-authoritative)
Elkhart Lake (Celeron)
Celeron (Elkhart Lake)
fpu vme de pse tsc msr pae mce cx8 apic mtrr sep pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe pni pclmul dts64 monitor ds_cpl vmx est tm2 ssse3 cx16 xtpr pdcm sse4_1 sse4_2 xd movbe popcnt aes xsave osxsave rdtscp lm lahf_lm constant_tsc rdrand x2apic sha_ni rdseed

2
tests/intel/x86-atom/tremont/jasper-lake-celeron.test
View file

@ -242,5 +242,5 @@ general
1
0
128 (non-authoritative)
Jasper Lake (Celeron)
Celeron (Jasper Lake)
fpu vme de pse tsc msr pae mce cx8 apic mtrr sep pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe pni pclmul dts64 monitor ds_cpl vmx est tm2 ssse3 cx16 xtpr pdcm sse4_1 sse4_2 xd movbe popcnt aes xsave osxsave rdtscp lm lahf_lm constant_tsc rdrand x2apic sha_ni rdseed

2
tests/intel/x86-atom/tremont/jasper-lake-pentium.test
View file

@ -242,5 +242,5 @@ general
1
0
128 (non-authoritative)
Jasper Lake (Pentium)
Pentium Silver (Jasper Lake)
fpu vme de pse tsc msr pae mce cx8 apic mtrr sep pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe pni pclmul dts64 monitor ds_cpl vmx est tm2 ssse3 cx16 xtpr pdcm sse4_1 sse4_2 xd movbe popcnt aes xsave osxsave rdtscp lm lahf_lm constant_tsc rdrand x2apic sha_ni rdseed

4
tests/intel/x86-atom/tremont/lakefield-core-i5.test
View file

@ -297,7 +297,7 @@ efficiency
1
0
128 (non-authoritative)
Lakefield (Core i5)
Core i5 (Lakefield)
fpu vme de pse tsc msr pae mce cx8 apic mtrr sep pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe pni pclmul dts64 monitor ds_cpl vmx est tm2 ssse3 cx16 xtpr pdcm sse4_1 sse4_2 xd movbe popcnt aes xsave osxsave rdtscp lm lahf_lm constant_tsc rdrand sha_ni rdseed
--------------------------------------------------------------------------------
x86
@ -331,5 +331,5 @@ performance
1
0
128 (non-authoritative)
Lakefield (Core i5)
Core i5 (Lakefield)
fpu vme de pse tsc msr pae mce cx8 apic mtrr sep pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe pni pclmul dts64 monitor ds_cpl vmx est tm2 ssse3 cx16 xtpr pdcm sse4_1 sse4_2 xd movbe popcnt aes xsave osxsave rdtscp lm lahf_lm constant_tsc rdrand sha_ni rdseed