2021-09-15 23:24:19 +00:00
|
|
|
#ifndef ULTRA64_PI_H
|
|
|
|
#define ULTRA64_PI_H
|
2020-10-03 15:22:44 +00:00
|
|
|
|
2021-12-01 00:08:57 +00:00
|
|
|
#include "message.h"
|
|
|
|
|
2020-10-03 15:22:44 +00:00
|
|
|
typedef struct {
|
|
|
|
/* 0x00 */ u32 errStatus;
|
|
|
|
/* 0x04 */ void* dramAddr;
|
|
|
|
/* 0x08 */ void* C2Addr;
|
|
|
|
/* 0x0C */ u32 sectorSize;
|
|
|
|
/* 0x10 */ u32 C1ErrNum;
|
|
|
|
/* 0x14 */ u32 C1ErrSector[4];
|
|
|
|
} __OSBlockInfo; // size = 0x24
|
|
|
|
|
|
|
|
typedef struct {
|
|
|
|
/* 0x00 */ u32 cmdType;
|
|
|
|
/* 0x04 */ u16 transferMode;
|
|
|
|
/* 0x06 */ u16 blockNum;
|
|
|
|
/* 0x08 */ s32 sectorNum;
|
|
|
|
/* 0x0C */ u32 devAddr;
|
|
|
|
/* 0x10 */ u32 bmCtlShadow;
|
|
|
|
/* 0x14 */ u32 seqCtlShadow;
|
|
|
|
/* 0x18 */ __OSBlockInfo block[2];
|
|
|
|
} __OSTranxInfo; // size = 0x60
|
|
|
|
|
|
|
|
typedef struct OSPiHandle {
|
|
|
|
/* 0x00 */ struct OSPiHandle* next;
|
|
|
|
/* 0x04 */ u8 type;
|
|
|
|
/* 0x05 */ u8 latency;
|
|
|
|
/* 0x06 */ u8 pageSize;
|
|
|
|
/* 0x07 */ u8 relDuration;
|
|
|
|
/* 0x08 */ u8 pulse;
|
|
|
|
/* 0x09 */ u8 domain;
|
|
|
|
/* 0x0C */ u32 baseAddress;
|
|
|
|
/* 0x10 */ u32 speed;
|
|
|
|
/* 0x14 */ __OSTranxInfo transferInfo;
|
|
|
|
} OSPiHandle; // size = 0x74
|
|
|
|
|
|
|
|
typedef struct {
|
|
|
|
/* 0x00 */ u8 type;
|
|
|
|
/* 0x04 */ u32 address;
|
|
|
|
} OSPiInfo; // size = 0x08
|
|
|
|
|
|
|
|
typedef struct {
|
|
|
|
/* 0x00 */ u16 type;
|
|
|
|
/* 0x02 */ u8 pri;
|
|
|
|
/* 0x03 */ u8 status;
|
|
|
|
/* 0x04 */ OSMesgQueue* retQueue;
|
|
|
|
} OSIoMesgHdr; // size = 0x08
|
|
|
|
|
|
|
|
typedef struct {
|
|
|
|
/* 0x00 */ OSIoMesgHdr hdr;
|
|
|
|
/* 0x08 */ void* dramAddr;
|
|
|
|
/* 0x0C */ u32 devAddr;
|
|
|
|
/* 0x10 */ size_t size;
|
|
|
|
/* 0x14 */ OSPiHandle* piHandle;
|
|
|
|
} OSIoMesg; // size = 0x18
|
|
|
|
|
2021-12-01 00:08:57 +00:00
|
|
|
#define OS_READ 0 // device -> RDRAM
|
2020-10-03 15:22:44 +00:00
|
|
|
#define OS_WRITE 1 // device <- RDRAM
|
2021-12-01 00:08:57 +00:00
|
|
|
#define OS_OTHERS 2 // for disk drive transfers
|
|
|
|
|
|
|
|
#define PI_DOMAIN1 0
|
|
|
|
#define PI_DOMAIN2 1
|
|
|
|
|
|
|
|
#define OS_MESG_TYPE_LOOPBACK 10
|
|
|
|
#define OS_MESG_TYPE_DMAREAD 11
|
|
|
|
#define OS_MESG_TYPE_DMAWRITE 12
|
|
|
|
#define OS_MESG_TYPE_VRETRACE 13
|
|
|
|
#define OS_MESG_TYPE_COUNTER 14
|
|
|
|
#define OS_MESG_TYPE_EDMAREAD 15
|
|
|
|
#define OS_MESG_TYPE_EDMAWRITE 16
|
2020-10-03 15:22:44 +00:00
|
|
|
|
|
|
|
#define OS_MESG_PRI_NORMAL 0
|
|
|
|
#define OS_MESG_PRI_HIGH 1
|
|
|
|
|
2021-12-01 00:08:57 +00:00
|
|
|
#define DEVICE_TYPE_CART 0 /* ROM cartridge */
|
|
|
|
#define DEVICE_TYPE_BULK 1 /* ROM bulk */
|
|
|
|
#define DEVICE_TYPE_64DD 2 /* 64 Disk Drive */
|
|
|
|
#define DEVICE_TYPE_SRAM 3 /* SRAM */
|
|
|
|
#define DEVICE_TYPE_INIT 7 /* initial value */
|
|
|
|
|
2020-10-03 15:22:44 +00:00
|
|
|
#endif
|